The way in which electric power depends on the topology of circuits with mixed voltage and current sources is examined. The power flowing in any steady-state DC circuit is shown to depend on a minimal set of key variables called fundamental node voltages and fundamental edge currents. Every steady-state DC circuit can be decomposed into a voltage controlled subcircuit and a current controlled subcircuit. In terms of such a decomposition, the I 2 R losses of a mixed source circuit are always the sum of losses on the voltage controlled subcircuit and the current controlled subcircuit. The paper concludes by showing that the total power flowing in a mixed source circuit can be found as critical points of the power expressed in terms of the key voltage and current variables mentioned above. The possible relationship to topology control of electric grid operations is discussed.
I. INTRODUCTION
Because of the fast time constants in changing the system state, transmission line switching has been used to reduce losses and improve grid security since the 1980s [8] , [9] . More recently, with the focus on power markets, a good deal of current research on the operation of smart grids has been focused on the co-optimization of network topology and generation in power system operation, i.e. reducing the generation cost through changing the topology of the network whenever congestion occurs.
It has been widely accepted that the line switching problem can be formulated as a mixed integer programming (MIP) problem with some binary variables indicating whether the lines of the network are in or out of service [10] , [11] . Formulated in this way, the topology reconfiguration problem is NP-hard. To address this challenge, recent work has been aimed at fast heuristic approaches to line switching. References [3] , [5] , [6] show the effectiveness of co-optimizing the generation and the network topology through simulations on the IEEE 118-bus system and the WECC 179bus system. References [7] , [4] demonstrate that topology control can be beneficial even while preserving an N-1 reliable network. The total run time of the heuristic methods is short enough for practical use for day ahead planning, and with further development, these may provide a useful approach to feasibility correction in optimal power flow (OPF) calculation, [14] . Despite the enthusiasm with which the research community has pursued heuristic approaches to topology control, satisfactory grid-scale solutions have remained elusive.
The present paper examines the loading effect of topology reconfiguration in circuits with mixed voltage and current sources and extends our previous work on purely voltage controlled circuits, [1] , and purely current controlled circuits, [2] . The aim is to provide a possible foundation for heuristic of the kind discussed above. The main results of [1] and [2] show that in a voltage-controlled (current-controlled) circuit (see Def. 1), switching on an additional conductive line will always increase (decrease) congestion (i.e. increase (decrease) the I 2 R losses).
Mathematically, the DC model of power flow is equivalent to a current driven network, where power injections are equivalent to current sources; power flowing through lines is equivalent to current through edges, etc. See Table 1. network potential flow admittance equation circuit voltage V current I conductance G I = GV grid phase θ power P susceptance B P = Bθ Table 1 : The equivalence between a current driven circuit and a transmission grid.
While there is a well established correspondence between current-controlled DC-circuits and linearized DC power flow models, the recent increase in load shifting and demand response programs suggest that the formulation of the standard OPF problem should be modified to take advantage of the flexibility (e.g., load shifting, reserve provisioning through demand response, and transmission topology reconfiguration) provided by the smart grid framework. Regulating generator outputs to exploit this flexibility can be thought of as physically equivalent to changing nodal injections with the aim of mitigating line overloads. Scheduling generator output will have the primary purpose of meeting load demand while at the same time allowing the use of smart grid flexibility to alleviate congestion by locking phases across overloaded lines. This approach is seen to be well modeled by an equivalent voltage controlled circuit. By using the Thevenin/Norton theorems or circuit duality relationships, the current-controlled circuit and voltage controlled circuit can always be converted from one to the other, and thus the mixed source model described in the following is better able to capture the features of power grids in which renewables, storage, and demand response play significant roles.
For example, consider the 5-bus network of Fig. 1 with a power flow in which there is an overload of Line L 25 . Traditionally, such line overloads can be alleviated either through regulating the generators' output or through dynamic control of the underlying network topology. The increase of demand-side participation and the development in electrical energy storage in power markets, however, makes it also possible to alleviate the congestion through load regulation or load shifting in time or space or both. In the simplest case, suppose Bus 2 and Bus 5 are equipped with enough energy storage capacities that they are able to release energy during peak times while storing energy at off-peaks. The effect of such system flexibility can be well abstracted as a "phase lock" to the overloaded Line L 25 during peak times which is equivalent to adding a voltage source to the traditional current-controlled circuit model.~ Due to the heterogeneity of the controllers (e.g. the current-control loop and voltage regulator), distribution networks and microgrids can hardly be modeled as systems with a single class of primary energy sources, pointing out the need for additional research on the mixed source model.
The present paper looks at whether the topologydependent loading phenomena similar to [1] and [2] can be found in mixed-source networks. It is organized as follows. In the next section (Section II), we review the needed background on the topology of DC electric circuits. In particular, we revisit the calculations of total I 2 R loss for arbitrary voltage-controlled circuits and arbitrary current-controlled circuits, respectively. In Section III, we extend the discussion from single-source circuits (see Def. 1) to mixed-sourced circuits. It is shown that the effect of removing an edge from a mixed-source circuit can be perfectly decomposed into two sub-effects in its voltage-controlled sub-circuit (see Def. 8) and current-controlled sub-circuit (see Def. 8), respectively. Meanwhile, it gives a simple method to calculate the change of total I 2 R loss for mixed-source circuit based on its reduced equivalent circuit. It is also shown that the total loss of a mixed-source circuit is exactly the sum of total loss of its voltage-controlled sub-circuit and current-controlled subcircuit. Section IV explores this in terms of four different approaches to calculate the total I 2 R loss of an arbitrary mixed-source circuit. It is shown that all of them are mathe-matically equivalent, pointing out a way to convert a certain type of constrained linear programming formulation to an unconstrained non-linear programming problem. Concluding remarks and possible implications for power networks are contained in Section V.
II. PRELIMINARIES
Definition 1: A voltage-controlled circuit is comprised purely by resistors and voltage sources. A current-controlled circuit is comprised purely by resistors and current sources. Both voltage-controlled circuits and current-controlled circuits are called single-source circuits. A circuit that has both current sources and voltage sources is called a mixed-source circuit.
Remark 1: As capacitors (inductors) act identically as open (short) circuits in DC steady state, the above definition can be easily extended to general steady-state RCL circuits as was shown in [1] and [2] .
Definition 2: An edge in a network graph represents a single element either a voltage source, a current source or a resistor. A node denotes the position of connection where two or more edges meet. A cycle is any closed path. The fundamental node basis may not be unique for a voltage-controlled circuit, but its dimension is always uniquely determined. For example, the fundamental node basis for the circuit in Fig. 3 can be nodes {1, 2}, {3, 2} or {4, 2}. One established algorithm for finding a fundamental node basis can be found in [1] . By definition, if one node, say the i-th node, is not included in the selected fundamental node basis, there must exist one and only one fundamental node that has a pure voltage source path connecting it and the i-th node. Thus, once all fundamental nodal voltages are known, all other nodal voltages can be determined by adding the voltage contributions from the voltage source edges that connect them to the fundamental nodes.
There may or may not exist a pure voltage source path between the pair of endpoints of a resistor edge. If such a path exists, then the voltage drop between its endpoints is always fixed. We call such a resistor a Type V1 resistor. We can use a scalar, say P V 1 , to denote the total I 2 R loss of such resistor edges.
For a resistor edge that doesn't have a pure voltage source path between its endpoints, its I 2 R loss may vary if we change the connectivity of another edge. We call such a resistor a Type V2 resistor. We assume, without loss of generality, that the endpoints of each Type V2 resistor are connected to a pair of fundamental nodes, {i, j} (i, j = 1, ..., D, where D is the cardinality of the fundamental node basis), and these are connected by a voltage source path. In general, there may be more than one Type V2 resistor edge connected to fundamental node pair {i, j}, and we denote the total number of such resistor edges by L i,j . Here, we assume the k-th resistor edge discussed above has value
It is easy to see that the sets of Type V1 resistors and Type V2 resistors are jointly exhaustive. A potential function denoting the total I 2 R loss of all resistors on a voltage controlled circuit can then be formed by:
(1) where {e v1 , ..., e v M } are the fundamental nodal voltages, and e Pv i,k denotes the algebraic sum of voltages on the pure voltage source path connecting the fundamental node i and one endpoint of the resistor R i,j,k . Similarly, e Pv j,k is the sum of voltages along the path connecting the other endpoint of the resistor to the fundamental node j.
This can be best understood by using the circuit in Fig. 3 as an illustrative example. Clearly, there are no resistor edges in Fig. 3 with endpoints being connected by a pure voltage source path, i.e. P V 1 = 0. The dimension of the fundamental node basis has been shown to be 2, i.e D = 2, and we randomly choose nodes {1, 2} as the fundamental node basis. The endpoints of three resistor edges {R 1 , R 2 , R 3 } are either directly connected to node 1 and node 2 or indirectly connected to node 1 by a pure voltage source path, i.e.
For example, the left endpoint of R 2 (namely R 1,2,2 ) is connected by a path of E 1 and E 2 to node 1, i.e. e Pv 1,2 = −E 1 − E 2 , and its right endpoint is directly connected to node 2, i.e. e Pv 2,2 = 0. Denoting the voltages at node 1 and 2 as e v1 and e v2 , we know the I 2 R loss of R 2 is given by
. Repeating the calculation for all three resistors, we have
Definition 4: [12] If there exists some spanning tree T for a given graph, and e denotes an edge that is not in T , then the simple cycle consisting of e together with the path in T connecting the endpoints of e is called the fundamental cycle defined by e. A cycle basis formed in this way is called a fundamental cycle basis.
Definition 5: Given an arbitrary DC circuit network consisting of current sources, voltage sources and resistors, its resistance graph is formed by:
• replacing the original position of every current source with its internal resistance: an open circuit; • replacing the original position of every voltage source with its internal admittance: a short circuit. For a current-controlled circuit, its resistance graph can be formed by removing all source edges. A spanning tree T of its resistance graph can be found by using depth-first search. Then a fundamental cycle basis of the resistance graph can be formed based on T . We assume that there are N fundamental cycles, and the edges that define the fundamental cycles are {e 1 , e 2 , ..., e N }. The original current-controlled circuit can be reconstructed from the resistance graph by putting back all current source edges. With all current sources operating, we denote the current flowing on the edge e i that defines the i-th fundamental cycle by I ei .
A resistor edge, if one of its endpoints is a leaf vertex, doesn't belong to any fundamental cycle of the resistance graph. In such a case, its I 2 R loss will always be unchanged as the current flowing through the resistor is fixed. We call such resistors Type I1 resistors. We can use a scalar, say P I1 , to denote the total loss of such resistors.
A resistor edge, if neither of its endpoints is a leaf vertex, may belong to either one or several fundamental cycles of the resistance graph. For a resistor edge that is exclusively owned by one fundamental cycle, say the i-th fundamental cycle, we call it a Type I2 resistor. We can denote the number of the ith fundamental cycle's exclusive edges by O i (i = 1, ..., N ), and the resistance of the k-th exclusive edge as R i,i,k , then the total loss of such resistor edges can be computed by:
where I P e i ,k denotes the algebraic sum of current injections from current source edges and/or the Type I1 resistor edges to the path connecting e i and the k-th exclusive edge.
For those resistor edges that are shared by two or more fundamental cycles, we call them Type I3 resistors. We can denote the number of such resistor edges by M , the resistance of the k-th (k = 1, ..., M ) edge by R k , the number of fundamental cycles that are associated with the k-th edge by n k , and the edges defining these associated fundamental cycles by {e k1 , e k2 , ..., e kn k } (1 < k 1 , ..., k n k < N ). Then the total loss of such resistor edges can be computed by
where I P k denotes the algebraic sum of current injections from current source edges and/or the Type I1 resistor edges to the paths connecting the edges defining the associated fundamental cycles and the k-th Type I3 edge.
It is easy to see that the sets of Type I1 resistors, Type I2 resistors and Type I3 resistors are jointly exhaustive. Then a potential function denoting the total loss of all resistors in a current-controlled circuit can be given by:
(2)
The adding (removing) of an edge to (from) an existing graph is called a parallel attachment (removal) if the node set of the graph is unchanged but the number of fundamental cycles is increased (decreased) by 1 after the operation. The adding (removing) of an edge to (from) an existing graph is called a serial attachment (removal) if the cycle space of the graph is unchanged but the number of nodes is increased by one after the operation.
In graph theory, a serial attachment can be viewed as the subdivision of some edge. Fig. 4 shows an example of parallel attachment and serial attachment of a resistor R 2 to a circuit comprised by a voltage source V and a resistor R 1 . Definition 7: [2] An electric element in the circuit is called a passive element if its current and voltage are of opposite polarity (and therefore the element consumes power), and an active element if its current and voltage are of same polarity (and therefore the element delivers power).
III. THE CASE OF MIXED-SOURCE NETWORKS
In [1] and [2] , we showed that the parallel attachment of an active current (voltage) source always increases the total loss of a current-controlled (voltage-controlled) circuit. It is natural to ask if similar results can be generalized for an arbitrary mixed-source circuit. The answer is no. [2] shows a simple counterexample which is revisited in Fig. 5 . An interesting paradoxical behavior happens in Fig. 5 : the removal of an active current source causes a redistribution of the current that results in higher total I 2 R loss of a mixedsource circuit.
In order to explore this paradox, we have the following: Definition 8: For a given mixed-source circuit, C M , its voltage-controlled sub-circuit, C V , is created by replacing all current source edges with open circuits in C M ; and its current-controlled sub-circuit, C I , is created by replacing all voltage source edges with short circuits in C M . It is easy to see that C M , C V , and C I have the same set of resistance edges. To prevent confusion, we denote the i-th resistance edge by R M i in C M , R V i in C V , and R I i in C I , respectively, and denote the current flowing on the i-th resistance edge by I M i in C M , I V i in C V , and I I i in C I , respectively. For example, the circuits in Fig. 2(a) and Fig. 2(b) are the voltage-controlled sub-circuit and current-controlled subcircuit of the circuit in Fig. 2(c) , respectively.
In electric systems, while the voltage drop across a resistor (or the current flowing through a resistor) is simply the sum of the effects that would have been caused by each source individually, no such additivity property exists for the loss of a resistor as I 2 R is a non-linear function. In the following discussion, however, we will show that there does exist a certain level of additivity with respect to the total losses of a circuit associated with the decomposition described in Definition 8.
First, we are going to prove that the CHANGE of I 2 R losses of a mixed source circuit are always the sum of corresponding CHANGE of losses in its voltage controlled sub-circuit and current controlled sub-circuit. Here a new term source f actor is introduced in this section to simplify the proofs.
Definition 9: A source factor in a circuit is defined to be the sensitivity of the current flowing through a voltage source (or of voltage difference between the endpoints of a current source) with respect to a change in the value of another voltage source or current source.
By above definition, we have the following notations:
• the sensitivity of the current flowing through voltage source i with respect to a change in the value of voltage source j is denoted as s VV j,i ; • the sensitivity of the current flowing through voltage source i with respect to a change in the value of current source j is denoted as s IV j,i ; • the sensitivity of the voltage difference between the endpoints of current source i with respect to a change in the value of voltage source j is denoted as s VI j,i ; • the sensitivity of the voltage difference between the endpoints of current source i with respect to a change in the value of current source j is denoted as s II j,i . Basically, we have following results (whose proof is a basic calculation based on the Generalized Norton Theorem [13] and thus is omitted here):
Remark 2: Unlike the well known sensitivity, power transfer distribution factor or PTDF, which is mathematically equivalent to the sensitivity of the current flowing through one resistance edge with respect to a change in the value of current source, the two circuit elements associated with a source factor described above are both source elements. Moreover, while s VV and s II are both symmetric, no such property exists for s IV or s VI .
Proposition 1: The change of total I 2 R losses, ∆P , resulting from the parallel removal (parallel attachment) of a resistance link R M j from a mixed-source circuit is given by ∆P = ∆P V + ∆P I , where ∆P V denotes the change of losses resulting from removing (adding) the link R V j from its voltage-controlled sub-circuit, and ∆P I denotes the change of losses resulting from removing (adding) the link R I j from its current-controlled sub-circuit. Proof: It is easy to prove that the parallel attachment and parallel removal have exactly the opposite effect on the total loss of a circuit. The parallel removal part of the proposition is thus logically equivalent to the parallel attachment part of the proposition. Hence we just need to prove the parallel removal part of the proposition.
We assume without loss of generality that there are k current sources {I 1 , ..., I k }, and l voltage sources {V 1 , ..., V l }, in the circuit. Suppose we are going to remove the j-th resistor edge R j whose endpoint pair is {m, n}.
By the principle of energy conservation, the change of total I 2 R loss must be equivalent to the change of total sources' energy output
where ∆V i denotes the change of voltage difference between the endpoints of the i-th current source, and ∆I i denotes the change of current flowing through the i-th voltage source. Here, in order to calculate ∆V i and ∆I i , we replace the j-th resistor edge by a passive current source with value I mn , i.e. the current flowing on the resistor edge before its removal. Clearly, such a replacement increases the number of source edges by 1 and deceases the number of resistor edges by 1, but it has no effect on the rest of the circuit. The voltage difference between the endpoints of the new current source edge must be equivalent to V mn , i.e. the voltage difference between node pair {m, n} before the removal.
By the superposition principle, it is easy to prove that V mn is a linear combination of {I 1 , ..., I k , I mn } and {V 1 , ..., V l }, i.e.
where {s II 1,mn , · · · , s II k,mn , s II mn,mn } and {s VI 1,mn , · · · , s VI l,mn } are source factors. To be more specific, s II u,w (u, w = 1, ..., k, mn) is the sensitivity of the voltage difference between the w-th current source's endpoints with respect to a change in the value of the u-th current source. s VI u,w (u = 1, ..., l and w = 1, ..., k, mn) is the sensitivity of the voltage difference between the w-th current source's endpoints with respect to a change in the value of the uth voltage source. Similarly, we have
where V i (i = 1, ..., k) denotes the voltage difference between the endpoints of the i-th current source, and
where I i (i = 1, ..., l) denotes the current flowing through the i-th voltage source.
Clearly, the removal of the the j-th resistor edge R j and the removal of the current source I mn have exactly the same effect on the total energy output of the k current sources and l voltage sources. In addition, the removal of the current source I mn doesn't further change the resistance graph. Thus, we have   
By (3), we have s II mn,i = s II i,mn (i = 1, ..., k, mn) and s IV mn,i = −s VI i,mn (i = 1, ..., l) which further gives us
By replacing all voltage source edges with short circuits (i.e. setting the value of all voltage sources to zero), we get the current-controlled sub-circuit, C I . It is easy to prove that ∆P I , the change of I 2 R loss resulting from removing R j from the current-controlled sub-circuit, is given by
Similarly, we have
Proposition 2: The change of total losses, ∆P , resulting from the serial removal (serial attachment) of a resistance link R C j from a mixed-source circuit is given by ∆P = ∆P V + ∆P I , where ∆P V denotes the change of losses resulting from removing (adding) the link R V j from its voltage-controlled sub-circuit, and ∆P I denotes the change of losses resulting from removing (adding) the link R I j from its current-controlled sub-circuit. Proof: As in Proposition 1, the serial removal part of the proposition is logically equivalent to the serial attachment part of the proposition. So we just need to prove the serial removal part of the proposition.
Again, we assume there are k current sources {I 1 , ..., I k }, and l voltage sources {V 1 , ..., V l } in the circuit. Suppose we are going to remove the j-th resistor edge R j whose endpoint pair is {m, n}. Since we are doing a serial removal, it will merge node m and node n together. Electrically, it is also equivalent to the parallel attachment of a zero resistance edge to {m, n}. Proposition 1 states that the change of total I 2 R loss resulting from the parallel attachment of a zero resistance edge to {m, n} is given by ∆P V + ∆P I .
We now state a sequence of corollaries that follow fairly directly from Proposition 1 and 2, and whose proof may be found in [16] .
Corollary 1: The change of total I 2 R loss, ∆P V , resulting from the parallel removal of a resistor edge with endpoint pair {m, n} from a voltage-controlled circuit is given by ∆P V = I mn V mn , where I mn denotes the current flowing on the edge before its removal, and V mn denotes the voltage difference between node pair {m, n} after its removal.
Corollary 2: The change of total I 2 R loss, ∆P I , resulting from the parallel removal of a resistor edge with endpoint pair {m, n} from a current-controlled circuit is given by ∆P I = −I mn V mn , where I mn denotes the current flowing on the edge before its removal, and V mn denotes the voltage difference between node pair {m, n} after its removal.
Corollary 3: The change of total I 2 R loss, ∆P V , resulting from the serial removal of a resistor edge with endpoint pair {m, n} from a voltage-controlled circuit is given by ∆P V = −I mn V mn , where V mn denotes the voltage difference between node pair {m, n} before its removal, and I mn denotes the current flowing through the short circuit edge connecting the node pair {m, n} after the removal.
Corollary 4: The change of total I 2 R loss, ∆P I , resulting from the serial removal of a resistor edge with endpoint pair {m, n} from a current-controlled circuit is given by ∆P I = I mn V mn , where V mn denotes the voltage difference between node pair {m, n} before its removal, and I mn denotes the current flowing through the short circuit edge connecting the node pair {m, n} after the removal.
Corollary 5: The change of total loss, ∆P I , resulting from adding a resistance edge to a current-controlled network is equivalent to the change of total loss resulting from adding the resistance edge to its associated Norton equivalent circuit. The change of total loss, ∆P V , resulting from adding a resistance edge to a voltage-controlled network is equivalent to the change of total loss resulting from adding the resistance edge to its associated Thevenin equivalent circuit.
Remark 3: Results similar to Corollary 1 through Corollary 5 hold for the removal of multiple resistors together, although the proof becomes more involved.
Combining the results in Corollary 1 through Corollary 5, we have the following (whose proof may be found in [16] ):
Corollary 6: The change of total loss, ∆P , resulting from adding a resistance edge, say R i , to node pair {m, n} in a mixed-source circuit is equivalent to the change of total loss, ∆P eq , resulting from adding the edge R i to the equivalent circuit of the original mix-source circuit at terminal m-n in Fig. 6 where I eq is the current source in the Norton equivalent circuit of the current-controlled sub-circuit at terminal m-n, V eq is the voltage source in the Thevenin equivalent circuit of the voltage-controlled sub-circuit at terminal m-n, and R eq is the Thevenin/Norton equivalent resistance at terminal m-n.
Veq
Req Ieq m n Fig. 6 . The equivalent circuit for a mixed-source network.
The previous discussion mainly focuses on the effect of adding or removing a resistance edge. We now complete the story by showing the results when a source (either current source or voltage source) edge is added or removed.
Proposition 3: The change of total losses, ∆P , resulting from the parallel removal (parallel attachment) of a current source I j from (to) a mixed-source circuit is given by ∆P = ∆P I , where ∆P I denotes the change of losses resulting from removing (adding) the link I j from its current-controlled subcircuit. Proof: As in Proposition 1, we just need to prove the parallel removal part of the proposition.
Again, we assume there are k current sources {I 1 , ..., I k }, and l voltage sources {V 1 , ..., V l }, in the circuit. Suppose we are going to remove the last current source I k whose endpoint pair is {m, n}.
where ∆V i denotes the change of voltage difference between the endpoints of the i-th current source, V k denotes the voltage difference between the endpoints of the k-th current source before the removal, and ∆I i denotes the change of current flowing through the i-th voltage source.
By Definition 5, we know replacing those short circuits and open circuits created when we generate the initial resistance graph with corresponding voltage and current sources won't change the resistance graph. In addition, the sensitivity of the current flowing through an edge (or of voltage difference between the endpoints of an edge) is completely determined by the resistance graph, i.e. constant resistance graph means constant source factors. Thus by the superposition principle, we know V k is a linear combination of {I 1 , ..., I k } and {V 1 , ..., V l }, i.e.
where {s II 1,k , · · · , s II k,k } and {s VI 1,k , · · · , s VI l,k } are source factors. Following a procedure similar to Proposition 1, we have
By (3), we have s II k,i = s II i,k (i = 1, ..., k) and s IV k,i = −s VI i,k (i = 1, ..., l) which gives us
Thus, the above result is independent of the voltage sources in the mixed-source circuit. By setting the value of all voltage sources to zero, we get the current-controlled subcircuit. It is easy to prove that ∆P I , the change of I 2 R loss resulting from removing I k from the current-controlled subcircuit, is equivalent to above result.
Using the same idea, we can get a similar proposition for the serial removal (serial attachment) of a voltage source from a mixed-source circuit.
Proposition 4: The change of total losses, ∆P , resulting from the serial removal (serial attachment) of a voltage source V j from (to) a mixed-source circuit is given by ∆P = ∆P V , where ∆P V denotes the change of losses resulting from removing (adding) the link V j from its voltage-controlled sub-circuit.
Combining the result of Proposition 3 and Proposition 4, we can show that the TOTAL I 2 R losses of a mixed source circuit are always the sum of TOTAL losses in the voltage controlled sub-circuit and the current controlled sub-circuit.
Proposition 5: (Additivity of I 2 R loss) The total I 2 R loss, P , of a mixed-source circuit is given by P = P I + P V , where P I denotes the total I 2 R loss of its current-controlled sub-circuit, and P V denotes the total I 2 R loss of its voltagecontrolled sub-circuit.
Corollary 7: The change of total I 2 R loss, ∆P I , resulting from the parallel removal of a current source I with endpoint pair {m, n} from a current-controlled circuit is given by ∆P I = −I(V m,n + V m,n ), where V m,n and V m,n denote the voltage differences between node pair {m, n} before and after its removal, respectively.
Corollary 8: The change of total I 2 R loss, ∆P V , resulting from the serial removal of a voltage source V with endpoint pair {m, n} from a voltage-controlled circuit is given by ∆P V = −V(I m,n + I m,n ), where I m,n denotes the current that flowed through the voltage source before the removal, and I mn denotes the current flowing through the short circuit edge connecting the node pair {m, n} after the removal.
The proof of Proposition 4, Corollary 7, and Corollary 8 is either a direct extension or similar to Proposition 3, and thus is omitted here. They may be found in [16] .
Remark 4: Results similar to Corollary 7 through Corollary 8 hold for the removal of multiple sources together, although the proof becomes more involved.
Remark 5: (Orthogonality between the effects of voltage sources and current sources) Suppose there are n resistance edges {R 1 , ..., R n } in the mixed-source circuit, and we denote the currents flowing on the i-th resistance edge as I M i in the mixed-source circuit, I V i in its voltage-controlled sub-circuit, and I I i in its current-controlled sub-circuit, respectively. The diagonal matrix of edge resistances is 
IV. FOUR EQUIVALENT LOSS COMPUTING METHODS
Based on the discussion in this paper, we have four different methods to calculate the total I 2 R loss of an arbitrary mixed-source circuit. To describe and compare them, we assume there are k current sources {I 1 , ..., I k }, l voltage sources {V 1 , ..., V l }, and t resistors {R 1 , ..., R t } in the circuit. (a) The first way is the most traditional one. We calculate either the total power output of all voltage sources and current sources or the total I 2 R loss of all resistors:
s.t. Kirchhoff voltage and current laws, and where V i denotes the voltage difference between the endpoints of the i-th current source before the removal, I i denotes the current flowing through the i-th voltage source before the removal, and P Ri denotes the I 2 R loss of the i-th resistor. I i and V i are the controlling currents and voltages respectively, they remain constant under the considered topology reconfiguration. (b) The second way is based on the following idea: a mixed-source circuit can be created by first constructing the current-controlled sub-circuit and then putting back all voltage sources. In [2] , we show that the partial derivative of the cost function P I described by (2) in the direction I ei is exactly double the algebraic sum of all voltages on the fundamental cycle defined by e i . This means we are including the constraints associated with Kirchhoff's voltage law and the voltage sources V i relative to fundamental cycles in which they appear. The total loss is thus given by minimizing cost function P I with linear constraints denoting the effect of voltage sources. min P I , s.t. linear constraints denoting the effect of voltage sources are satisfied. (c) The third way is quite similar to the second way: a mixed-source circuit can be created by first constructing the voltage-controlled sub-circuit and then putting back all current sources. Following an idea similar to (b), the total loss can be given by minimizing cost function P V described in (1) with linear constraints denoting the effect of current sources. Thus, min P V , s.t. linear constraints denoting the effect of current sources are satisfied (d) The fourth way is based on Proposition 5 and is given by min P V + min P I
where P V is the potential function (described by (1)) of the voltage-controlled sub-circuit, and P I is the potential function (described by (2)) of the currentcontrolled sub-circuit.
Although the four methods are of different mathematical forms, they must give us the same result. Specifically, methods (b), (c), and (d) are closely related to each other. In mixed source networks, the operating values of voltages and currents are determined as critical values of P V (as a quadratic function of fundamental node variables) and P I (as a quadratic function of fundamental cycle variables) where it is assumed that all voltage sources V i and current sources I i are present. This is the approach of methods (b) and (c). This approach can be carried out by solving for critical points of P I (with respect to the fundamental cycle variables) subject to the Kirchhoff voltage constraints that are obtained by adding the V i to the resistance graph. Similarly, one can solve for the critical points of P V (with respect to the fundamental node variables) subject to the Kirchhoff current constraints by including the I i to the resistance graph. Method (d) utilizes the novel decomposition of mixed-source circuit in Proposition 5 and integrates (b) and (c) together. By calculating the loss of the voltage-controlled sub-circuit P V and the loss of the current-controlled sub-circuit P I individually, method (d) solves for the loss of a mixed-source circuit in an unconstrained quadratic programming form.
V. CONCLUSION
Our previous work, [1] and [2] , proved that in a single source network, although the detailed change of loss is impossible to predict without solving the Kirchhoff's equations, the sign of the overall change in I 2 R loss is always certain. Such predictability with respect to total loss is not present in a mixed-source network, and this may result in interesting paradoxes such as fewer sources producing more power. While the demonstrated uncertainty to changes in a mixed-source circuit together with the well recognized complexity in line switching suggest that active control of grid topology in a mixed-source model is a formidable problem, our results nevertheless offer a clean decomposition for the mixed-source circuit that completely separates the effect of current sources and voltage sources on network total loss. As the world's power grids increasingly embrace novel energy sources and new classes of assets associated with storage and demand response, our ongoing research seeks to use the decomposition concepts we have presented for developing new approaches to resource allocation that appropriately balance generation scheduling, grid topology configuration, and recruitment of demand response.
